Some minor highlights of the FPGA and Vivado development tools for the Virtex and Kintex UltraScale architectures:
• The UltraScale architecture-based FPGA implementation of the data transfer mechanism is achieved by combining a high-performance parallel dedicated IO interface with a high-speed serial transceiver. The UltraScale architecture's serial transceiver can transmit data at a rate of 16.3 Gbps, meeting the mainstream. The serial protocol requirements, of course, can also achieve a transmission rate of 32.75 Gbps, allowing a 25G+ bit floor design, and significantly reducing the power consumption per bit transmission compared to previous transceivers. The transceivers in the UltraScale architecture's FPGA chip are compatible with PCIe 3.0 and PCIe 4.0. The dedicated PCIe integrated module supports the PCIe 3.0 X8 port and root port design requirements.
• The UltraScale architecture includes powerful reconfigurable clock management circuitry, including clock synthesis, cache modules, and layout components that work together to form a high-performance clock frame that meets a variety of design requirements. This clock network allows flexible routing of clock signals within the FPGA to reduce clock skew, power and latency, and minimize clock signal propagation errors.
• Clock segmentation and gate-interval technology in FPGAs in the UltraScale architecture provide additional control over clock power compared to previous FPGAs.
• Today's FPGA architecture consists of many components, such as configurable logic blocks (CLBs), a six-input look-up table (LUTS) and flip-flops in the CLB, a DSP with a 27x18 multiplier, and a 36Kbit block RAM memory unit with built-in support. FIFO and ECC. In addition, there are many logic functions. The CLB supports shift registers, multipliers and carry logic. It can also configure the LUT as a distributed memory module. This is a very good when the configurable and efficient block RAM resources are not enough. Make up the method. The DSP component has also been updated and enhanced to support the X-bit XOR (exclusive OR) function. It supports a 27-bit super-advanced adder and a 30-bit wide input signal. The DSP part can perform many functions independently, including multiplication. Accumulate, multiply add, and pattern recognition operations.
• The UltraScale architecture includes integrated modules for several popular communication protocols. For example, multi-function integrated modules supporting PCIe, 100G Ethernet and 150G Interlaken protocols are integrated into the Kintex and Virtex UltraScale family of devices.
• In addition to the communication protocol, each I/O module contains a PHY of programmable memory that is functionally configured through the MIG (Memory Interface Generator) tool.
With the introduction of the UltraScale architecture and optimized Vivado development tools, Xilinx provides developers with an efficient solution that dramatically reduces development cycles.
• The Vivado IP Encapsulator and IP Core Directory uses the IP-XACT standard, which was created by SPIRIT ConsorTIum and has become the standard structure for packaging, integrating and reusing IP cores. The Vivado IP Encapsulator can include constraint files, test stimulus files and The documentation is integrated to extend your own IP core directory and can save your own local files or store them on a shared network drive.
• The Vivado IP core directory allows developers to manage their own IP cores with Xilinx and third-party IP cores in a consistent, easy-to-use way that all IP cores can be shared between different design teams. .
• The Vivado IP Core Integrator (IPI) uses an IP core-centric design flow that speeds up system integration and integrates all parts of the system into a system faster and easier. Using an internally interactive graphical user interface, IPI provides an intelligent, automated connection to the IP core interface, a one-click generation IP subsystem and powerful debugging capabilities that allow design developers to quickly and easily access IP cores in their IP core directories. The connections are integrated.
SHENZHEN CHONDEKUAI TECHNOLOGY CO.LTD , https://www.szsiheyi.com